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Abstract

Low Power Voltage Reference Cells for Sensing Applications
Kody R. Tucker

Two low-power voltage reference cells for a system on-chip design are presented in this report. Both cells utilize a combination of standard transistors to produce an output voltage near 1 volt. Choosing the appropriate
design procedures can aid in minimizing the temperature coefficient (TC)
of the output reference voltage coming out of the cell. One circuit, covered
first, is currently being fabricated on a standard 0.5 µm chip complementary metal oxide semiconductor (CMOS) process, while the other is still in
the designing stage. The first one has a TC of 86 ppm/◦ C with a reference
voltage of 1.10 V while consuming 1.25 µW of power by simulation. The
second voltage reference cell is aimed for a lower TC, and power consumption approximately 37 ppm/◦ C and 2 nW in simulation. Additionally, ideas
to improve the circuits will be explored, and the layout of the first cell will
be presented in this paper.
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Chapter 1
Introduction
In electronics, a voltage reference is a device that produces a constant
output voltage despite factors such as power supply variations, temperature changes, and the current load on the device. In modern times, they
are used in power supplies, both ADC and DAC converters, and other
control systems. Depending on their specific design, these circuits vary
extensively in performance, and in many cases, these circuits are constant
enough that measurements involving stability and precisions, like temperature coefficients, are measured in parts per million. These circuits can
provide a potential for long periods of time whether it be minutes, hours,
days, or years. Additionally, they are used in comparator and detection
circuits. Other information can be found in [1].
An example utilized in integrated circuits would be the bandgap voltage
reference circuit. This is a temperature-independent circuit that has an
output voltage of approximately 1.25 volts; the theoretical 1.22 eV bandgap
of Silicon is close to this output voltage[2]. They can produce current that
is proportional to absolute temperature (PTAT) in a resistor and voltage
that is complementary to absolute temperature (CTAT) by using analog
circuits to add a single multiple of difference of voltage between 2 bipolar
junctions biased at contrasting current densities to the diode voltage as
detailed in [1] and [3]. A circuit with an output voltage close to but below
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the bandgap value will be explored in Chapter 2.
A widely known bandgap circuit is the one created by Paul Brokaw
which manages two internal voltage sources. One has a positive temperature coefficient, and the other has a negative temperature coefficient. This
circuit employs negative feedback due to the operation of an operational
amplifier to impose current constantly through the two bipolar transistors
as covered in [3].
In earlier designs, many circuits required voltage regulators to bias a
low current load while maintaining a reasonable level of voltage precision
and accuracy. A common method was to use a Zener diode normally in
parallel with the output voltage with both connected to a resistor which
is connected to a power supply. This configuration creates a voltage rail;
however, issues can occur with this method as a low resistance is required
for a small reverse-bias current. Along with smaller tolerances, these are
prone to have larger power losses. A voltage reference circuit can maintain
the voltage with a smaller amount of current, a larger tolerance in resistance
and keep power losses minimal with additional information in [4].
As newer technology materializes allowing for lower supply voltages, a
goal of recent designs such as Brokaw’s has been to produce a low reference
voltage using a low supply voltage. Having an output voltage sufficiently
larger than 1 volt causes a tradeoff between having a low temperature
coefficient (TC) and low power consumption. In other words, a lower TC
requires a greater power consumption. There a lot of circuits with recent
development that have produced reference voltages less than or equal to
one volt. An example would be the sub-bandgap circuit created by Oscar
E. Mattia which produced a TC range of 11 to 83 ppm/◦ C in the 0.13
µm process and an output voltage of 570 mV. Sweeping between a 0.9-1.2
V power supply VDD , the power consumption for the minimum TC value
would be 35 nW and 5 nW for the maximum TC. In this circuit, he used
some MOSFETS and a Bipolar Junction Transistor. These transistors
composed three parts of the circuit: a self-cascode PTAT generator, a BJT
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bias circuit, and a VE divider. Mattia mentions more information in [5].
Another practice of voltage reference is in the development of ultra-low
power LSIs designed to operate in the subthreshold region of MOSFETs.
In the subthreshold region, the gate-source voltage of MOSFETs is lower
than its threshold voltage. These LSIs are designed for power-monitoring
LSI applications. Examples of these applications include portable mobile
devices, implantable medical devices, and smart sensor networks[6]. These
devices require a few microwatts or smaller of power as covered in [7] and
[8].
Regarding LSIs, an example work of voltage references is the circuit designed by Ka Nang Leung. Designed in a 0.6 µm process for low-dropout
regulators, a temperature coefficient of 36.9 ppm/ ◦ C was achieved. Operated in the saturation region, the circuit required the weighted differences
between the gate-source voltages Vgs of both NMOS and PMOS. In addition to those types of transistors, resistors were included in the circuit to
help achieve low bias current and an output of approximately 309 mV. This
circuit had a power supply range of 1.4-3 volts and a maximum current
supply of 9.7µA as Leung proves in [9]. Another example of a reference circuit involving LSI’s is explored in chapter 3. For the idea of subthreshold
operation, bandgap reference circuits with CMOS-based vertical bipolar
transistors are quite common for LSI’s as detailed in [9]. Unfortunately,
when dealing with these types of circuits, high resistance requires a larger
circuit area. As a result, it is not wise to use bandgap circuits. There
have been modified voltage reference circuits for low-power LSIs such as
Leung’s, but a circuit like this can have various problems. For example,
there are cases of large power dissipations and extremely sensitive output
voltages when dealing with supply voltage and temperature variations with
additional information according to Ken Ueno in [10].
The purpose of this paper involves two cells designed in the 0.5 µm
process. The first circuit is an improvement of the reference cell designed
by Mir Muhammad Navidi that obtained a Temperature Coefficient of
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42 ppm/◦ C and 1.11 µW as covered in [11]. The improved circuit will
be covered in Chapter 2. The second circuit is an adaptation of Ueno’s
circuit[10] with the main reason of this involves the taking a good excellent
circuit from a technology node that I can’t access and placing it into one
that is accessible; this will be discussed in Chapter 3.
Voltage Reference cells are difficult to make as building a good one
with a low TC is a great task when a low power is required. The goal of
this research is to obtain a good TC and low amount of power for voltage
reference cell design. To be specific, a TC less than 130 ppm/◦ C for a
small range and a power consumption approximately 1.5 microwatt or less
should be obtained as two circuits will be examined through simulation.
An important circuit design here in the lab is the Reconfigurable Analog
Mixed-Signal Platform originally designed by Brandon Rumberg and Dr.
Graham for wireless sensing applications[12]. As the RAMP requires a
constant voltage feeding into it at mid-rail known as half of the full power
supply voltage, it would be nice if one of these two voltage references can
serve this application by feeding its output into a voltage gain to bring its
output voltage to mid-rail.

5

Chapter 2
Reference Cell with above 1V
Output
2.1

Background

In this chapter, a specific voltage reference cell is presented as it uses a
combination of PMOS and NMOS standard thin-oxide transistors to produce a voltage above 1 V. The purpose of the design is to minimize the
temperature coefficient, represented as TC, of the output voltage. Currently at a foundry, this circuit is being fabricated in a standard 0.5 µm
CMOS process with additional MUXes added to the circuit. Individually,
with a power consumption of 1.25 µW, the cell produces an output voltage
of 1.1 V with a TC of 86 ppm/◦ C through simulation trials.
This voltage reference cell can simultaneously achieve a low TC over a
large range of temperatures and low power consumption; to achieve this
performance, there is a necessary condition requiring that the threshold
voltages of standard (thin-oxide) transistors provide elevated voltages as
well as the temperature characteristics for the circuit to have a low TC.
The schematic diagram of the entire circuit is shown in Figure 2.1, and
the circuit can be divided into 3 different sections: start-up circuit, PTAT
current generator, and the temperature-independent voltage reference cell.
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The only difference in this new circuit is the reference cell. Due to this,
most of the equations applicable to Navidi’s original circuit can be applied
to this new circuit as well as principles of operation as described in [11].
The operation of the start-up circuit acts like a switch which activates the
PTAT generator, and this makes current IRC become a nonzero value with
transistors M4 and M5 being temporarily “live”, “on” in other words, to
start the circuit. A current that is proportional to absolute temperature
(PTAT) undergoes production by the current generator. The outer voltage
reference portion of this circuit includes the transistor M13 , a resistor ROU T ,
and a diode-connected transistor MZ .

Figure 2.1: Diagram of Voltage Reference Cell
Displayed schematically in Figure 2.1, this cell is an improvement of
Navidi’s original cell for three reasons. The thick-oxide transistors that
Navidi used in his cell as shown in figures 2.2 and 2.3(a), are becoming
harder to purchase due to less of them being available. Also, thick oxides
have different threshold voltages than the standard thin oxides. In some
circumstances, these can cause issues in circuit performance. If both voltages increased or decreased in the same direction, the circuit should be
fine, but if one threshold goes one way with the other going in the opposite
direction, the circuit will not perform correctly. Another intention is the
replacement of the reference cell portion with a simplified cell while keep-
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ing the start-up circuit and PTAT current generator of the original cell.
Due to the simplification of the cell, changes in performance is expected,
but with this new cell, the circuit can be used for a larger variety of applications while still being able to be examined mathematically using most of
the equations Navidi used for his.
All transistors are standard MOSFETs. The voltage that is produced
across the resistor RC is PTAT. This generated voltage allows current Iy
to be PTAT, and it can be expressed as displayed in (2.1). As the voltage
is PTAT, this voltage can be calculated using (2.2). If (2.1) is used considering a claim that the transistor is biased in the sub-threshold region of
operation, the voltage brought about on net Vx is observed in (2.3). Net
Vx connects resistor ROU T to the drain and gate of transistor Mz . In these
equations, S is the width/length ratio of a transistor.
Iy = UT (

S11
1 S13
)(
)ln(
)
RC S7
S10

VP T AT = UT (

(2.1)

S11
ROU T S13
)(
)ln(
)
RC
S7
S10

(2.2)

UT
Id
)ln(
)
κ
(SZ )(I00 )

(2.3)

Vx = VT h + (

According to Navidi, the threshold voltage term is considered to be
complementary to absolute temperature(CTAT). In respect to this circuit,
consider picking a large aspect ratio for transistor MZ . By doing this, the
output voltage can be calculated using (2.4) by placing threshold voltage
being obtained by (2.5) into consideration. In (2.5), the term αVT h is
assumed to be negative. If the derivative of (2.4) is taken with respect
to temperature to find the rate of change in voltage over the change in
temperature, the circuit’s TC can be found by the new equation labelled
as (2.6).
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VOU T = VT h + (

ROU T S13
Id
S11
UT
) + UT (
)ln(
)(
)ln(
)
0
κ
(SZ )(I0 )
RC
S7
S10

VT h = αVT h T + VT h0

TC = |

dVOU T
|
dT

8

(2.4)

(2.5)

(2.6)

Theoretically, the temperature coefficient of the reference circuit’s output voltage can be as minimal as zero ppm/◦ C by choosing the widths and
lengths of M7 , M13 , M10 , M11 , ROU T , RC , and MZ . Although zero TC is
theoretically possible, this would not be obtained during trials. For this
circuit to function well, a TC of 110 ppm/◦ C or less is appropriate. By
setting the TC to zero, the term αVT h can be found, and by inserting αVT h
in (2.4), the produced output voltage is approximately equivalent to the
threshold voltage of a transistor as shown in (2.7).
VOU T = VT h0

Id = I00 Sexp(

−Vs
−Vd
κ(Vg − VT )
)(exp(
) − exp(
)))
UT
UT
UT
I00 = 2ηµCOX UT2

(2.7)

(2.8)

(2.9)

As this circuit needs a low power consumption, the drain current of
a subthreshold-operated MOSFET can be obtained by (2.8) by including
(2.9). In these equations, UT is the thermal voltage with a value approximately 25.87 mV, κ is the Boltzmann’s constant, η is the subthreshold
slope, µ is the charge carrier mobility, and COX represents the gate oxide
capacitance per unit of area. The symbols: VT , Vg , Vs , and Vd represent the
voltage at threshold, gate, source, and drain of a MOSFET, respectively.
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As shown in Figure 2.1, this PTAT current generator involves a current
source and a current mirror. The voltage flowing to resistor RC is created
by the difference in Vgs values for M10 and M11 . By the proper selection
of the size of RC plus the width/length ratios for M10 and M11 while
considering the latter to be greater than the former, all the transistors
can be biased to operate in the subthreshold region of operation. Using
(2.8) to solve for the currents in M10 and M11 , the current generated by
resistor RC can be calculated by (2.10) which proves that current increases
as temperature increases. With a behavior similar to a low-pass filter,
the capacitor CC stabilizes the gate voltage of M10 and M11 conveniently
represented as voltage Va in Figure 2.1. To maintain a good TC for this
reference cell, RC should be approximately one-sixth of the total resistance
for ROU T . It does not need to be exactly a ratio of 6.00; however, this
ratio is quite handy when considering the creation of layout as explored in
Section 2.3.
IRC =

1
S11
VS
= UT (
)ln(
)
RC
RC
S10

(2.10)

Figure 2.2: Navidi’s original voltage reference cell
The new voltage reference cell is a modified version of Navidi’s original
circuit[11] which is displayed in figure 2.2. The only difference between
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Navidi’s original circuit and the new one is the reference cell. As shown and
stated previously, the start-up circuits and PTAT generators are identical.
According to Navidi in the respect of figure 2.2 and allowing Mt1 = Ma and
M14 = Mb , currents through Mb and Ma are Ix and Ix + Iy , respectively;
through work he found Vy which he noted that it can’t be too large. For
simplicity in the new circuit shown in Fig.2.1, transistors M12 , M14 , and
Mt1 are eliminated. Now labelled MZ , Mt2 is now connected to ground.
Changes in performance are expected, and it may not perform as well as
the original cell. However, the simplification of this reference cell enables
the circuit to be used in more applications. The current Iy flows through
transistor M13 . These changes may hamper performance; however, this
simplifies the cell enabling the circuit to be used in more applications.The
two different cells are shown in Figure 2.3. Considering that the current
flowing through transistor M13 is Iy which is calculated by multiplying
IRC by a factor of y, there is a need to consider the appropriate sizing for
this transistor so that it is a better representative of sorts for the current
generator. By the proper adjustment of MZ , an output voltage greater than
1 volt can be produced. In addition, the output voltage VOU T is increased
by the drop in voltage across the resistor ROU T . A higher voltage can be
obtained by using a small number of transistors and the advantage of the
reference cell’s orientation. Remember, a resistor ratio of ROU T /RC ≈6 is
required to achieve a good TC in this circuit. Additionally, by carefully
altering the ratio, the temperature at which the TC is minimized can be
altered to a different value while still maintaining a good TC.
Figure 2.3 shows the differences between the temperature-independent
voltage reference cell displayed in Figure 2.2 to the new reference cell as
shown in Figure 2.1. As stated previously, transistors M12 , M14 , and Mt1
are absent in the new reference cell with the source of Mt2 now being
connected to ground and labelled as MZ . These changes enable the output
voltage to be approximately equal to the sum of the PTAT voltage and the
voltage net Vx . As represented in (2.11), this is a simpler way of describing
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Figure 2.3: (a)Navidi’s Original Cell, (b) New Cell
(2.4).
VOU T = VP T AT + Vx

2.2

(2.11)

Design Procedure and Results

A 5-step design procedure can acquire a low TC while producing above1V voltage output using the circuit of Figure 2.1. This is based off of
Navidi’s procedure for his circuit as detailed in [11], and by simulating the
circuit with different size ratios, it was found that these steps would be
appropriate for this circuit.
1. Set S11 /S10 ratio to be greater than 1, and pick a proper size for RC to
bias the current reference cell in the subthreshold region. Note, a large
ratio will result in a bigger RC ; due to this, try not to make the ratio too
large and preferably,no larger than 5.
2.Assign the appropriate transistor aspect ratios that S13 /SZ is less than
1. In addition, ensure that all transistors are in sub-threshold region of
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operation.
3.Check that the transistor lengths are large enough to not be impacted
channel-length modulation.
4.Pick the midpoint, T0 , of the desired temperature range.
5.If the midpoint of the VOU T vs. T curve is not at a specific location, RC
can be adjusted to move T0 to different temperatures. Also, if this
adjustment to RC is too great, ROU T should be appropriately adjusted to
keep the resistance ratio in check.
As stated previously, the complete voltage reference circuit of Figure 2.1
with additional connections is currently being fabricated using a standard
0.5 µm CMOS technology. The voltage supply was 3.3 V. The resistors
(RC and ROU T ) used in this circuit were connected to MUXes to allow for
the future testing of the circuit with on-chip resistors or off-chip resistors.
Using the design procedure shown above, the resistors needed to have a
ratio of approximately six for a low temperature-dependent output. ROU T
and RC were set to 3.6 M-ohms and 600 k-ohms, respectively, to achieve
this ratio plus guarantee subthreshold operation. The resistance ratio is
important as the output reference voltage is a function of this ratio, and
the temperature dependence of these resistors seem to cancel each other
out. The simulation of the sweeping of VDD to obtain VOU T was done at
room temperature with transistor sizing according to Table 2.1.
Table 2.1: Circuit #1 transistor widths & lengths
Transistor Width(µm) Length(µm)
M1−5
5.1
1.05
M6
19.8
19.8
M7
45.9
19.8
M8−10
4.05
1.95
M11
20.1
1.95
M13
43.2
19.8
Mz
190.2
10.05
Figure 2.4 shows the simulated VOU T for a range of VDD . The plot shows
that the output voltage begins to plateau around a supply voltage of 1.8
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Figure 2.4: VDD sweep effects on VOU T

Figure 2.5: Temperature sweep effects on VOU T
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V, and as VDD increases to 3.3 V, VOU T is approximately 1.1 V. Figure 2.5
shows that this circuit is able to achieve a low TC of 86 ppm/◦ C over the
temperature range (-70 to +88 ◦ C) through simulation. As discussed in the
previous section of this chapter, this circuit can be optimized to achieve a
good temperature coefficient.

2.3

Layout of Voltage Reference Cell

An important part of the fabrication process is the creation of a circuit
layout as covered in multiple chapters in [13]. As this circuit will be created
as part of an integrated circuit chip, the organization the circuit layout is
important for performance. To make a layout, a representation of the
circuit parts will be created in a computer program with multiple figures
in this section showing parts of the representative layout of this circuit.
As errors can happen during the fabrication process, two demultiplexers
(DEMUXes) and a multiplexer (MUX) were added to the circuit. A MUX
selects between input signals which would be sent to a single output line.
Oppositely, a DEMUX uses a single input and selects one of the output
lines. These devices serve as a switch so to speak, allowing for testing of the
circuit with the original on-chip resistors and separate off-chip resistors to
take place of resistors RC and ROU T . The addition of these devices into the
circuit will raise the TC of the circuit. Specifically, their addition makes
the overall circuit have a T C ≈ 102 ppm/◦ C. With the addition, the circuit
needs to have a TC preferably 110 ppm/◦ C or less so this circuit with the
additional MUXes still works as intended through simulation. This is the
exact maximum preferred TC as Navidi observed for his circuit containing
the original cell shown in Figure 2.3. With the addition of MUXes, the
TC was expected to increase as the cell without them is approximately
86 ppm/◦ C. As shown in Figure 2.6, half of the multiplexer input/output
lines are connected to circuit pins RP T AT and RV ref (+,−) .
Figure 2.6 displays the addition of MUXes in the schematic of the
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Figure 2.6: Circuit with MUXes and Pins
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circuit to separate the remainder of the circuit from the resistors. While
not impactful on the circuit voltage output, the capacitors CS and CC help
to stabilize the circuit. These devices have values of 3.1 pF and 1 pF,
respectively. The splitting of resistor ROU T into six smaller but identical
resistors as shown in the figure will be represented in the layout as part of
a common-centroid layout orientation.

Figure 2.7: Pad Connections
Figure 2.7 presents the connections of the circuit schematic represented
by a symbol block to pads of a chip. The chip connections are represented
by the VREF pins: Vdd ,Vss (ground), Select, Rptat , Rvref + , Rvref − , and VOU T .
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The seven pins required only six pads as the circuit’s ground can be connected to the ground of any pad. Another version of these connections is
shown in a sample chip connection displayed in Figure 2.8.

Figure 2.8: Chip Connections
Figure 2.9 is the entire layout of the PMOS transistors M1−3 , M6,7 ,
and M12 sharing a well. Figure 2.10 is a screenshot of transistor M7 with
the width and length ratio 19.8 µm/ 19.8 µm while showing the connections to the source, drain, and gate of the transistor. Surrounding the
transistors, the guard rings are connected to Vdd and the sources of the
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Figure 2.9: Layout of PMOS

Figure 2.10: Layout of M7
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transistors; they serve as protection in these circuits with more detail contained in Figure 2.10. Traditionally in circuits, they are used to protect
high-impedance nodes from surface leakage currents. Figures 2.11-15 show
the layout of NMOS transistors, capacitors, resistors, and MUXes. For
the NMOS transistors, the guard rings surrounding them are connected to
ground, Vss .

Figure 2.11: Layout of NMOS

Figure 2.12: Layout of NMOS(zoomed-in)
The layout must match the schematic for a successful fabrication. Additionally while it may match, issues can cause slight errors post-fabrication.
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Figure 2.13: Layout of Capacitor Cs (3.1 pF)

Figure 2.14: Layout of Resistors
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Figure 2.15: Layout of a MUX
Issues may be caused by the materials used by the foundry. Pre-fabrication
issues involve the layout, itself. Any affects caused by mismatch or parasitics might impact the performance of the circuit. Methods shown in
the layout figures above display examples of grouping transistor types together, fingering, and common centroid layout. As shown in the layout
figures, specifically Figure 2.15, each MUX consists of both PMOS and
NMOS transistors in close proximity and connected together. While not
major for this circuit, grouping those transistors with the other transistor
groups may help with performance of the circuit post-fabrication. The
common-centroid method is prevalent in the grouping of the resistors representing RC and ROU T . Considering ROU T = 6×RC , seven equal resistors
were created for both the schematic and layout. With RC placed in the
middle, the other six resistors, which represent ROU T , were placed on both
sides with equal distance between one another as shown in Figure 2.14.
Specifically, parasitic capacitance exists when electronic components are
in close proximity to each other, and a prime example of parasitics would
be the crossing of a circuit net (i.e. metal 2) over another net (i.e. metal 1)
as shown in Figure 2.16. With more practice in regards to the formation
and orientation of a circuit layout, a better performance can be achieved
with lesser parasitics and other layout issues.
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Figure 2.16: Parasitics caused by overlapping of metals
While layout orientation is important for performance, the important
part of layout is that it matches the schematic and passes design rules
through a series of tests: Design Rules Check, Extraction, and Layout Vs.
Schematic. Once it passes these three tests, the circuit should at least work
when it comes back from the foundry, provided no other issues.

2.4

Results of first reference cell simulation

The results of this low voltage reference cell is shown in Table 2.1 while
also comparing to other works. By simulation, the output voltage of the
layout version of this reference cell is 1.1 V with a TC of 102 ppm/◦ C as
shown in figures 2.17-18 while consuming 1.25 µW of power as compared
to the circuit’s original 86 ppm/◦ C simulation.

CHAPTER 2. REFERENCE CELL WITH ABOVE 1V OUTPUT

23

Figure 2.17: Output Voltage of VREF
As displayed in Table 2.2, the works are comparable. Although they
were designed in different processes, all managed to obtain a Temperature
Coefficient less than 110 ppm/◦ C, and a power consumption smaller than
1.5 µW. Comparing this work to Navidi’s, both cases have a supply voltage
margin of 1.5 V where they produce the output voltages as shown. Major
differences include the 0.35 µm process’s ability to have a maximum power
supply voltage VDD of 2.5 V whereas the 0.5 micron allows up to 3.3 V.
Navidi’s TC is slightly less than half of the TC accomplished by my work
as well as accomplishing a slightly lower power consumption of 1.11 microwatts. My circuit has a power consumption of approximately 1.25 microwatts according to simulation, and it would be expected that a smaller TC
would increase the power consumption required for the circuit regardless of
the fabrication size process. The 0.35 µm process is notable for its ability
to produce quality circuits with lower power consumption as compared to
the 0.5 µm. Navidi’s cell did produce a higher voltage output, but I’m not
too concerned about that.
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Figure 2.18: Graphing of TC
Table 2.2: Comparing circuit #1 work with
Work
Proc.
VDD
VOU T TC
(V)
(V)
(ppm/◦ C)
#1
0.5 µm 1.8∼3.3 1.10 86
#1(2.3) 0.5 µm 1.8∼3.3 1.10 102
Navidi
0.35 µm 1∼2.5
1.52 42
[14]
0.18 µm 1.4∼3.6 1.25 73

other works
Pcons
Range
(◦ C)
1.25µW [-70 88]
1.25µW [-70 88]
1.11µW [-70 85]
35pW
[0 100]

Another category of comparison is that the temperature range in the
circuit was simulated to obtain TC results as this work was tested at a
slightly larger range than Navidi’s, and this was [-70 88] as compared to
[-70 85]; this tells me that this is an appropriate range for this circuit.
Adding the fact that a layout of this circuit was created so the circuit
can be fabricated as it is currently undergoing, the circuit was enjoyable to
design plus there is satisfaction for the results of the simulation as this new
circuit was comparable with Navidi’s. An intention of future work would
be to measure the new circuit after it is fabricated to compare it with the
simulation in respect to the output voltage, temperature coefficient and
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power consumption. If the circuit doesn’t perform as well post-fabrication
as compared to the simulation with the on-chip resistors, improvements
may be required in layout such as better common centroid techniques;
however, additional testing using off-chip resistors to connect with the
RV ref and RP T AT pins as well as the ground should be completed first.
Different sizes of resistors would be applied to observe whether or not the
TC and power consumption can be lowered.
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Chapter 3
Reference Cell with below 1V
Output
3.1

Background

Chapter 3 focuses on an adaptation of voltage reference cell originally
designed by Ken Ueno and others in the 0.35 micron process described in [9]
and designing the circuit to function the 0.5 micron. Stated previously, an
example area of research in microelectronics is the development of ultralow power LSIs that operate in the subthreshold region of MOSFETs.
These devices demand ultra-low power due to poor energy sources such as
a modern cell phone battery.
As a step toward LSIs, Ueno aimed to design a voltage reference circuit
that can operate with an ultra-low current within the range of several tens
of nano-amps or less with considerations to problems as listed in Chapter
1. To achieve this, the circuit was designed to operate in the MOSFET
subthreshold region of operation. To solve those issues, the group developed a new voltage reference circuit that can work with a power dissipation
smaller than a micro-watt as well as smaller line and temperature sensitivity than the circuit designed by Leung previously stated in Chapter 1. The
small line sensitivity was obtained by placing all transistors in subthresh-
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old operation except for one labelled as MR as shown in Figure 3.1. This
circuit contains no resistors; to act as a substitute, that single transistor
was operated in the triode region to mimic a resistor. The designed circuit achieves two voltages having opposite temperature coefficients (TC’s);
to better explain, a MOSFET threshold voltage with a negative TC and
a multiple of the thermal voltage with a positive TC. Adding these two
voltages together produces an output voltage with TC that is approximately zero. Equal to the threshold voltage of a MOSFET at 0 K, the
output voltage is approximately 745 mV for the MOSFETs in Ueno’s circuit. Designed appropriately, the output voltage has minimal reactions
to temperature change and variations in supply voltage; however, fabrication processes can still impact the circuit. By utilizing the nature of
the reference voltage, which changes with the process conditions of threshold voltage in each LSI chip, the circuit can be used in on-chip process
compensation systems. In Ueno’s circuit, a small TC of 7 ppm/◦ C was
achieved.
Since this will be designed for the 0.5 µm process, the circuit for this
process would be done in a way similar to Ueno’s circuit as contained in
Figure 3.1 using standard thin-oxide transistors. This reference circuit
contains two sub circuits for a current source and bias voltage. According
to Ueno and his group, the current source sub circuit serves as a modified
β multiplier self-biasing circuit with the transistor MR operating in the
triode region. This orientation enables the triode-operated transistor to
serve as a resistor with the gate connected to the output of the reference
cell. The current, Ip , is generated by this sub circuit, and through the use
of PMOS current mirrors, it is replicated in the bias voltage sub circuit
which produces output voltage VREF . The op amp used in this circuit
is a differential op amp as shown in Figure 3.2. The bias-voltage sub
circuit consists of transistor M4 and two source-coupled pairs (M3 and
M6 , M5 and M7 ). The gate-source voltages of M3 -M7 in the bias-voltage
sub circuit form a closed loop with the current source sub circuit’s MR .
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All the MOSFETs except for MR are operated in the subthreshold region.
For this circuit as stated previously, The MOS resistor is operated within
the strong-inversion, deep-triode region of transistor operation. The circuit
generates two voltages with a negative TC and a positive TC and combines
them to produce a constant voltage with a TC near zero.
Bias Voltage Subcircuit

Start-up circuit

Current source subcircuit
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Figure 3.1: Ueno-based Circuit
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Figure 3.2: Differential Op Amp
The subthreshold drain current ID of a MOSFET is an exponential
function of the drain-source voltage, VDS , and the gate-source voltage,
VGS . According to Ueno, this current is obtained by the equation labelled
(3.1).To explain the symbols in this equation, K assigned as the aspect
width/length ratio of the transistor, µ is the carrier mobility, COX is the
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gate-oxide capacitance, VT is the thermal voltage, VT H is the threshold
voltage of a MOSFET, and η is the subthreshold slope factor. For a VDS
that is larger than 0.1V, the resulting current is nearly independent of the
drain-source voltage. Ueno exemplified this case in (3.2).
ID = (KI0 )(exp(

(VGS − VT H )
−VDS
)(1 − exp(
))
ηVT H
VT

I0 = µCOX (η − 1)VT2

ID = (K ∗ I0 )(exp(

(VGS − VT H )
))
ηVT H

(3.1)

(3.2)

(3.3)

In the current-source circuit, the gate-source voltage in transistor M1
is approximately equal to the sum of the gate-source voltage in M2 and the
drain-source voltage in the MOS resistor as claimed in (3.3). Due to the
currents in M1 and M2 being approximately equal to one another, (3.3)
can be re-imagined as (3.4) representing the VDS in MR .
VGS1 = VGS2 + VDSR

(3.4)

VDSR = ηVT ln(K2 /K1 )

(3.5)

Considering that the MOS resistor MR is operated in a strong-inversion,
deep-triode region, the resistance RM R can be calculated as shown in (3.6).
By mixing equations (3.4-6), the equation (3.6) can be obtained for the
PMOS current IP . An interesting note is that (3.7) for IP may hold true
even prior to the addition of the op amp and M8,9 , and this is based upon
allowing the MP 1 drain connect to the M1 drain and the MP 2 drain connect
to the M2 drain and the gates of all PMOS transistors including itself. Also,
as MR is designed to mimic a resistor, a resistor in its place would have to
be significantly large in order to produce similar results.
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RM R =

IP =

1
KR µCOX (VREF − VT H )

VDSR
= KR µCOX (VREF − VT )ηVT ln(K2 /K1 )
RM R
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(3.6)

(3.7)

Depending on circuit set-up, the current IP can have a value within
the picoamp-to-nanoamp range. Remember, the gate of MR as its gate
voltage is equal to VREF also has a factor in how this transistor performs.
A good note is that the current should be small, regardless. Within the
bias-voltage circuit, the gate-source voltages VGS3−GS7 of the transistors
M3−7 would create a closed loop and create multiples of IP such that 3IP
and 2IP in the loop.
As a result, the output voltage of the circuit is observed in (3.8) with
consideration to the possibility that any sort of mismatch between the
threshold voltages of the transistors can be ignored. Furthermore, this
equation assigns that the output voltage VREF is a sum of the gate-source
voltages. Equations (3.9) and (3.10) show a threshold voltage calculation
according to Ueno and a way to calculate the Temperature Coefficient.
VREF = VGS4 + VGS6 + VGS7 − VGS3 − VGS5

(3.8)

VT h = VT h0 − κT

(3.9)

TC = |

dVREF
|
dT

(3.10)

Through additional work, Ueno obtained (3.11), and this equation
shows that the circuit generates a reference voltage equivalent to the threshold voltage of a transistor at 0 K. Considering equations (3.7), (3.8), and
(3.9), the current Ip is approximately the value obtained in (3.12) due
in part largely by the appropriate transistor width/length ratios and the
kappas according to Ueno.
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VREF = VT h0

(3.11)

IP = KR µCOX κT ηVT ln(K2 /K1 )

(3.12)

The circuit consists of an op amp, start-up circuit, and three capacitors
added to the PMOS and M1−7 NMOS in the circuit as shown in figure 3.1.1.
Transistors M8−9 serve as a current mirror in addition to M10−14 which
collectively act as a differential amplifier; combined, these transistors are
intended to reduce the line sensitivity of the circuit. The start-up circuit
consists of transistors M15−19 which help to avoid the stable state in the
zero-bias condition. The sizing of the transistors in both additions are
important in respect to reference cell operation. Capacitors C1 , C2 , and
C3 prevent parasitic oscillation and noise disturbances from impacting the
overall performance of the circuit. Adjustments of the transistors in the
circuit are key to accomplishing a circuit with low TC and low power.
Specifically, the PMOS do not need to have the same width/length ratios.
In the circuit designed for the 0.5 µm process, they are sized accordingly
in respect to NMOS M1−7 . Specifically, M1−7 are detailed in Table 3.1 of
Section 3.3 in terms of their respective widths and lengths and along with
the transistor operating in the triode region labelled MR .

3.2

Design Procedure

After reading Ueno’s paper and simulating the circuit, I would like to
add some key information to the design of this circuit in the half micron
process which I observed and followed.
1. Appropriately size transistors M1−7 . Regardless of their widths,
try to keep the transistor lengths the same value for all transistors. The
width/length ratios for M1−3,5 should be large For a general range, let S2 =
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(4-5)× S1 . For best performance, S3 =S5 . Transistors M4,6,7 will be small
compared to the others; set S4 = S6 , with width/length ratio between 1.5
and 3. Set M7 appropriately, S7 ≈(0.95-2)× S4,6 . This approximation
considers the size of MP 5 which has its drain serving connected electrically
to the gate and drain of M7 . This connection also outputs the reference
voltage and controls the gate of MR .
2. Decrease the width/ length ratio of transistor MR to be between
0.03 and 0.02. For example, a ratio of 4.05µ/ 191.1µ is approximately
equal to 0.0212. The smaller the ratio the better as it gives more lee-way
when adjusting other portions of the circuit as to keep MR operating in the
triode region. However for costs, keep sizing appropriate when possible.
3. Size the IP PMOS accordingly by considering the size of the appropriate NMOS transistor connected “electrically” to them. A PMOS
transistor should have a similar size ratio to the corresponding NFETs;
for example, a range of 0.9 to 1.1 times the associated NFET for MP 1−4
. Consider the sizes of M4,6,7 when designing the width/length ratio for
MP 5 . A good range of consideration would be SP 5 =(5-12)S7 .
4. After choosing the op amp, test it by making adjustments to each
transistor inside it and the start-up circuit. The purpose of these is to minimize line sensitivity which in turn helps the temperature coefficient of the
circuit. Regarding the op amp used in this paper, sizes were considerably
small compared to the major portions of the circuit. The inputs feeding
into the op amp plus and minus ports can be switched with one connected
to the drain of MP 2,9 and the other to the gates of M8,9 or vice-versa. As
a good note for my circuit orientation, the size comparison ratio of M10,12
to M11,13 to be 3 to 1 as a workable range.Also, M14 had a similar size to
M10,12 .
5. Set M8 to be larger than M9 . As M8−9 serve as current mirror. This
aids the circuit considering the large difference in ratio between M1 and
M2 . For example if M9 = 3 µ/3µ, setting M8 = 60µ/3µ or 20 ∗ S9 would
be an appropriate size difference. Regardless, have one significantly larger

CHAPTER 3. REFERENCE CELL WITH BELOW 1V OUTPUT

33

ratio than the other. After this, re-adjust MR if necessary.
6. If a specific midpoint temperature is desired, adjust the current
mirror PMOS and M3−7 accordingly.
7. Also considering (3.7) for simulation, an appropriate reference output voltage would be between 0.75-1 V for this research with the aim to
be close to 800 mV.
In this paper, SP 1 =S1 , SP 2 ≥ S2 , SP 3 ≤ S3 , SP 3 = SP 4 , and SP 4 ≈ 5∗S7 .
As stated similarly in step 4, simulate the whole circuit while adjusting the
op amp and start-up circuit ratios, and when the output voltage noticeably
begins to stabilize over a specific temperature range, anyone completing
this circuit would be on the right track. Keep in mind that multiple adjustments may be needed as any adjustment on one transistor may need
to be counter-balanced by adjusting another one appropriately.Also, this
depends on the op amp and start up circuit set-up.
Like the previous circuit, the TC will be obtained by simulating the
output reference voltage over the range in temperature as a graph. Consider the graph’s low point, in other words, midpoint temperature. After
this, pick a suitable range, and obtain the maximum and minimum values
of dV/dT. Subtract the minimum from the maximum; then, divide by the
minimum.
Another additional thing would be how the subthreshold region is defined. This region is where the transistor operates below threshold voltage
(approximately 0.7∼0.8 V) and has a drain voltage greater than zero. In
contrast, the triode region of a transistor is the region in which the drain’s
source current becomes strongly dependent on the transistor drain-source
voltage. With a gate-source voltage larger than the threshold voltage, the
drain-source voltage must be larger than the difference of VGS − VT [16].
In the simulation, the values of these voltages and currents were obtained,
and as checked, MR was operating in the triode region, and the others were
operating in the subthreshold.
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Results and Comparison
Transistor
M1
M2
M3 , M5
M4 , M6
M7
MR

Width(µm)
60
241.05
181.05
6
6
4.05

Length(µm)
3
3
3
3
3
191.1

Table 3.1: Circuit #2 transistor widths and lengths
Appropriate sizing of the PFETs, op-amp, and start-up circuit in consideration of the NFETs described in Table 3.1 can aid in achieving a low
temperature coefficient. A test run is shown in figures 3.3 and 3.4 regarding the obtained output voltage and TC of the voltage reference cell that
produced a VOU T of 0.805 V and a TC of 36.1 ppm/◦ C while being supplied
with 3.3 V and 2.81 nW of power consumption.

Figure 3.3: 0.5µm Output Voltage
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Figure 3.4: Temperature Sweep Graph
Using a part of the graph displayed in Figure 3.4, the value in TC is
36.1 ppm/◦ C for a range of [30 60] rounded up to 37 ppm/◦ C in Table 3.2.
Currently, this is not a perfect circuit and needs improvement due to the
change in the output voltage in respect to temperature. Minimizing this
change would create an extremely low TC, ex: 7 ppm/◦ C in Ken Ueno’s
circuit for the 0.35 µm process[9]. Minimizing the TC would also require
a larger power consumption, presumably 500 nW or larger with negative
TC and positive TC seemingly cancelling themselves out. The circuit can
be compared to Ueno’s and another work as shown in Table 3.2.

Table 3.2: Comparing circuit
Work Proc.
VDD
VOU T
(V)
(V)
#2
0.5 µm 3.3
0.805
Ueno 0.35 µm 0.5∼2.5 0.745
[15]
1.2 µm 1.2
0.295

#2 work with other works
TC
Pcons
Range
◦
(ppm/ C)
(◦ C)
37
2 nW
[30 60]
7
300 nW [20 80]
119
4.3 µW [-25 125]
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Improvements for this one would be a more an efficient op amp and
slight adjustments to the start-up circuit which would allow for manipulation in the general part of the circuit to result in minimal changes in
the output voltage as temperature increases. This would have a small TC
in a larger range of temperature values and a larger power presumably a
few tenths of a micro-watt. Whether done by me or my successor, possible future work on this circuit would probably include testing different
types of op amps to use within it to produce better results whether that
be smaller TC, a larger range in temperature, or less power consumption.
Also, another consideration would be to keep the same op amp and change
the source of the plus and minus inputs of the op amp by switching them.
Possibly, changes to the start-up circuit may include adding or eliminating transistors in respect to how that portion of the circuit is constructed.
Considering this idea, a transistor or two could be electrically placed above
the drain of MS4 and by allowing the gate voltage to be the same as MS4 ’s.
When it comes to possibly using a different op amp, I have considered
placing a folded cascode in the differential op amp’s place whether by me
or by my successor and simulate the circuit. If this helps to lower the
TC, I wouldn’t be too concerned about the increase in power consumption
provided that it is still smaller than a micro-watt. This replacement may
require adjustments in the start-up circuit as previously stated. Another
plan of future work would be to increase the ratio of MR towards 0.03 instead of 0.212. This would help in minimizing circuit area needed for that
transistor and depending on the updates elsewhere.
Another way to improve the design would possibly be increase all IP
PMOS ratios to be larger than their corresponding NMOS, specifically
SP 1−P 4 . While I already chose SP 2 to be greater than S1 , it may be worth
a few trials once the appropriate op amp is used. Adjusting these transistor width/lengths ratios slightly can impact the circuit in terms of performance, especially when it comes to determining the right sizes so techniques
such as common centroid and fingering can be used in layout.
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Once this circuit obtains an excellent temperature coefficient for a larger
temperature range while maintaining low power, added work would be a
layout design so the circuit could be fabricated. However, this circuit
shouldn’t be fabricated until it goes through more improvements like stated
previously to also aid in the circuit’s ability to provide a constant voltage
during larger changes in the power supply voltage. In terms of simulation,
the circuit’s acceptable VDD range should be improved to be larger to allow
for power supply voltage variations.
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Chapter 4
Conclusion & Future Work
4.1

Conclusion

To compare these circuits as covered in Table 4.1, the second one
achieved a smaller TC and a way smaller power consumption. To factor their power consumption, the first circuit required approximately 625
times as much as the second circuit. However, the first circuit is able to
achieve low TC and low power over a wider temperature range. The second work only achieved a 30-degree range whereas the first achieved an
applicable range over 5 times larger. From working with these circuits, my
favorite one is the first as I obtained the experience of designing layout and
observing changes in simulated performance when adjusting transistor sizes
to better accommodate fingering and common centroid design techniques.
As discussed in Chapter 1, there are difficulties in designing circuits with
low temperature coefficient and low power consumption. My goal was to
achieve a good TC for a small range and low power consumption, and I
have accomplished this in the 0.5 µm process.
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Work
#1
#2

Table 4.1:
Proc. VDD
(V)
0.5µm 1.8∼3.3
0.5µm 3.3

Comparing both Circuits
VOU T TC
Pcons
◦
(V)
(ppm/ C)
1.10 86
1.25 µW
0.805 37
2 nW
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Range
(◦ C)
[-70 88]
[30 60]

As voltage reference cells can be difficult to design in respect to a low
Temperature Coefficient and low power consumption, these two circuits
accomplish low TC and low power through simulation. Beyond that, the
simplification of a design was applied successfully in chapter 2, and the
adaptation of taking an excellent circuit from one technology node into
another was explored in chapter 3. Overall, the creation of these two circuits through simulation plus the creation of a layout that was sent to a
foundry for the Navidi-based voltage reference cell in the half micron process was an excellent experience as a great deal was learned from these two
projects with low TC and low power consumption being accomplished involving how delicate the circuits are in terms of operation. While changing
a width/ length ratio slightly for one transistor, not to mention the elimination of them as for the first circuit, may slightly change performance,
slight changes to a different one may have huge impacts as it all depends
on how the circuit is laid out and the location of the transistor or elements
such as capacitor and resistors electrically, in the circuit.

4.2

Future Work

It would be interesting as to how these circuits perform as part of an integrated circuit chip as measuring the output voltage, current consumed for
power calculations, and the determination of the temperature coefficient.
Specifically for future work, the first circuit can be tested and compared
to the simulated results whenever it comes back from the foundry.
As stated previously in chapter 2, I am looking forward to the circuit
coming back from the foundry so it could be measured and compared to

CHAPTER 4. CONCLUSION & FUTURE WORK

40

the simulation. I was surprised by the low power consumption for the
Ueno-based circuit as prior to designing this circuit in the 0.5 µm, I was
expecting the circuit to require at least 300 nA for a small temperature
range; unfortunately, I struggled a good bit with this circuit as it relies
heavily on the setup of the start-up and op amp portions. While it serves as
an apples-to-apples comparison somewhat to its predecessor, the attempt
of a few trials with a different op amp, like the one stated previously in
chapter 3, would be worth a try whether done by me or my successor.
After improvements are made, creation of layout would be considered for
fabrication purposes. This layout step would consider how the first circuit
performs as it is tested post-fabrication and compared to the simulated
results. The results of the testing would lead to improvements in layout
whether it be improving layout connections, minimizing circuit area, and
minimal overlapping of metal nets if necessary, and these improvements
would be considered in the layout creation of either circuit.
As stated in Chapter 1, the Reconfigurable Analog Mixed-Signal Platform[12] is a prime example of an application using voltage reference cells
to provide a constant voltage. As voltage references are useful for this type
of application, the circuit covered in chapter 2 would be a good choice
in providing a constant voltage for its simulated low power and temperature range of [-70 88] with a TC= 86 ppm/◦ C; however, to be sure, postfabrication measurement testing on the circuit is recommended. Taking
part in the research for this report was an excellent experience as my goal
to design circuits with low TC and low power consumption was completed
as it is true that designing circuits with low power and a good TC is a
difficult task. As these circuits undergo additional testing through simulation or possibly actual measurements after improvements in performance,
it would be interesting as to what these circuits could achieve as part of
future endeavors in terms of low temperature coefficient and low power.
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